




ECE 4680 Computer Architecture and Organization

Lecture 1: A Short Journey to the World of Computer Architecture

- Basic Ideas and Definition
- Major Components of Software/Hardware
- Computer Revolution


What is "Computer Architecture"

- Co-ordination of *levels of abstraction*




- Merits of Abstraction/Layers/Hierarchy
- Under a set of rapidly changing Forces : *technology, applications, Programming Languages, operating systems, history*

Technology Trend: Clock rate



- 30% per year ----> today's PC is yesterday's Supercomputer

Technology Trends: Transistor Count Growth




- 40% per year, order of magnitude more contribution in 2 decades
- More and more functions can be performed by a CPU
- Similar story for storage:
capacity increased by 1000x over ten years, speed only 2x

Technology => dramatic change


- Processor
 - logic capacity: about 30% per year
 - clock rate: about 20% per year
- Memory
 - DRAM capacity: about 60% per year (4x every 3 years)
 - Memory speed: about 10% per year
 - Cost per bit: improves about 25% per year
- Disk
 - capacity: about 60% per year

Performance Trends



Processor Performance (SPEC)

performance now improves ~ 50% per year (2x every 1.5 years)




Did RISC win the technology battle and lose the market war?

ece4680 Lect1 Intro.7

February 6, 2002

CPU and LAN Performance



ece4680 Lect1 Intro.8

February 6, 2002

Moore's Law (1965)



- The number of transistors on a microchip doubles about every 18-24 months,
- The speed of a microprocessor doubles about every 18-24 months,
- The price of a microchip drops about 48% every 18-24 months,
 - assuming the performance metric (processor speed or memory capacity) of the chip stays the same.
- Official Definition of Moore's Law:
 - <http://www.intel.com/intel/museum/25anniv/hof/moore.htm>

6

ece4680 Lect1 Intro.9

February 6, 2002

Notations and Conventions for Numbers

Prefix	Abbreviation	Meaning	Numeric Value
mill	m	One thousandth	10^{-3}
micro	μ	One millionth	10^{-6}
nano	n	One billionth	10^{-9}
pico	p	One trillionth	10^{-12}
femto	f	One quadrillionth	10^{-15}
atta	a	One quintillionth	10^{-18}
kilo	K (or k)	Thousand	10^3 or 2^{10}
mega	M	Million	10^6 or 2^{20}
giga	G	Billion	10^9 or 2^{30}
tera	T	Trillion	10^{12} or 2^{40}
peta	P	Quadrillion	10^{15} or 2^{50}
exa	E	Quintillion	10^{18} or 2^{60}

Even the measure unit is changing !!!

ece4680 Lect1 Intro.10

February 6, 2002


How they predict the future

- Popular Science, 1949 "Computers in the future may weight no more than 1.5 tons"
- Thomas Watson, Chairman of IBM, 1943 "I think there is a world market for maybe five computers"
- Ken Olsen, founder and president of Digital Equipment Corp, 1957 "There is no reason anyone would want a computer in their home"
- Charles H. Duell, Commissioner, U.S. Office of patents "Everything that can be invented has been invented"
- Bill Gates, 1981 "640K ought to be enough for anybody"

ece4680 Lect1 Intro.11

February 6, 2002

Computer Arch. = Instruction Set Arch. + Organization



ece4680 Lect1 Intro.12


February 6, 2002

Instruction Set Architecture

... the attributes of a [computing] system as seen by the programmer, i.e. the conceptual structure and functional behavior, as distinct from the organization of the data flows and controls the logic design, and the physical implementation.

Amdahl, Blaw, and Brooks, 1964


- Organization of Programmable Storage
- Data Types & Data Structures: Encodings & Representations
- Instruction Formats
- Instruction (or Operation Code) Set
- Modes of Addressing and Accessing Data Items and Instructions
- Exceptional Conditions




MIPS R3000 Instruction Set Architecture

Instruction Categories

- Load/Store
- Computational
- Jump and Branch
- Floating Point
 - coprocessor
- Memory Management
- Special



Instruction Format



Organization


ISA Level
.....
FUs & Interconnect

Logic Designer's View

- Capabilities & Performance Characteristics of Principal Functional Units (e.g., Registers, ALU, Shifters, Logic Units, etc.)
- Ways in which these components are interconnected
- nature of information flows between components
- logic and means by which such information flow is controlled.


Choreography of FUs to realize the ISA

Register Transfer Level Description




Example Organization

TI SuperSPARC™ TMS390Z50 in Sun SPARCstation20



Measurement and Evaluation



Architecture is an iterative process
-- searching the space of possible designs
-- at all levels of computer systems

Creativity



Bad Ideas

Levels of Representation

High Level Language Program

Compiler

Assembly Language Program

Assembler

Machine Language Program

Machine Interpretation

Control Signal Spec

temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;


lw \$15, 0(\$2)

lw \$16, 4(\$2)

sw \$16, 0(\$2)

sw \$15, 4(\$2)

ECE468: Course Overview




*Few people design computers! Very few design instruction sets!
 Many people design computer components.
 Very many people are concerned with computer function, in detail.*


ECE468: So what's in it for me?

- In-depth understanding of the inner-workings of modern computers, their evolution, and trade-offs present at the hardware/software boundary.
 - Insight into fast/slow operations that are easy/hard to implement hardware
- Experience with the *design process* in the context of a large complex (hardware) design.
 - Functional Spec -> Control & Datapath
- Learn how to completely design a correct single processor computer.
 - **No magic required to design a computer**
- Foundation for students aspiring to work in computer architecture.
- Others: solidifies an intuition about why hardware is as it is.


The SPARCstation 20




Levels of Organization




The Underlying Network



Processor and Caches



Memory




ece4680 Lect1 Intro.25

February 6, 2002

Input and Output (I/O) Devices

- SCSI Bus: Standard I/O Devices
- SBus: High Speed I/O Devices
- External Bus: Low Speed I/O Device




ece4680 Lect1 Intro.26

February 6, 2002

Standard I/O Devices

- SCSI = Small Computer Systems Interface
- A standard interface (IBM, Apple, HP, Sun ... etc.)
- Computers and I/O devices communicate with each other
- The hard disk is one I/O device resides on the SCSI Bus




ece4680 Lect1 Intro.27

February 6, 2002

High Speed I/O Devices

- SBus is SUN's own high speed I/O bus
- SS20 has four SBus slots where we can plug in I/O devices
- Example: graphics accelerator, video adaptor, ... etc.
- High speed and low speed are relative terms




ece4680 Lect1 Intro.28

February 6, 2002

Slow Speed I/O Devices

- There are only four SBus slots in SS20--"seats" are expensive
- The speed of some I/O devices is limited by human reaction time--very slow by computer standard
- Examples: Keyboard and mouse
- No reason to use up one of the expensive SBus slot



ece4680 Lect1 Intro.29

February 6, 2002

Summary

- ISA--Principle of abstraction
 - Hiding details from the level above
 - Both software designers and hardware designers comply with
- All computers consist of five components
 - Processor: (1) datapath and (2) control
 - (3) Memory
 - (4) Input devices and (5) Output devices
- Not all "memory" are created equally
 - Cache: fast (expensive) memory are placed closer to the processor
 - Main memory: less expensive memory--we can have more
- Input and output (I/O) devices has the messiest organization
 - Wide range of speed: graphics vs. keyboard
 - Wide range of requirements: speed, standard, cost ... etc.
 - Least amount of research (so far)

ece4680 Lect1 Intro.30

February 6, 2002